



FPGA RTL FILES


110

Standard Cell RTL Files 112

FIG. 1A (PRIOR ART)







[WIRE TYPE	MEANING	FIXED OR ADJUSTABLE
302~	(S)wire	STANDARD CEL	FIXED
304~	Fwire	FPGA	FIXED
306~	sFwire	TOOL REPARTITION REQUEST: FPGA -> STD CELL	ADJUSTABLE
308~	fSwire	TOOL REPARTITION REQUEST: STD CELL -> FPGA	ADJUSTABLE
310~	Sfwire	STANDARD CELL, ACCEPTED BY DESIGNER	ADJUSTABLE
312~	Fswire	FPGA, ACCEPTED BY DESIGNER	ADJUSTABLE

FIG. 3




FIG. 4A

EXAMPLE VERILOG

module MyDesign (CNTL1, CNTL2, INBUS, CNTL3,

OUTBUS);

input Fswire CNTL1, CNTL2;


input Fswire [7.0] INBUS;

input Fswire CNTL3;

Sfwire NODE1;

Fswire NODE2, NODE3;

ouput Sfwire [7:0] OUTBUS;



EXAMPLE VERILOG

module MyDesign (CNTL1, CNTL2, INBUS, CNTL3,

OUTBUS);

input Fswire CNTL1, CNTL2;

input Fswire [7.0] INBUS;


input Fswire CNTL3;

fSwire NODE1;

Fswire NODE2, NODE3;

ouput Sfwire [7:0] OUTBUS;

FIG. 4B



EXAMPLE VERILOG

module MyDesign (CNTL1, CNTL2, INBUS, CNTL3, OUTBUS); input Fswire CNTL1, CNTL2; input Fswire [7.0] INBUS; input Fswire CNTL3; Fswire NODE1; Fswire NODE2, NODE3; ouput Sfwire [7:0] OUTBUS;

FIG. 4C






FIG. 5A



7/8



BUR920030051US1

8/8




FIG. 7A




FIG. 7B